[M-Labs devel] Adding ability to use void pins (none fpga pin) for connectors

[Fabien Marteau]

Hi all,


Somes platform-connectors have more than FPGA pins. We can have GND, VCC
or others processor signals on the same connector. The problem is that
break numbering if we only describe fpga pin on connectors like on
papillio_pro platform :
https://github.com/m-labs/migen/blob/master/mibuild/platforms/papilio_pro.py#L44

For this reasons, I suggest to use "None" string for describing
pins-connectors that are not related to FPGA I/O.

We can then describe connectors like that :

_connectors = [
("J1", "None P48 P51 None P58 P61 P66 None None None"),
]

I added a patch in attachment to manage "None" string in
ConnectorManager init class.

Regards,
--
Fabien Marteau
FPGA expert & Hardware Engineer
Tel: [phone]
Fax: [phone]
ARMadeus Systems - A new vision of the embedded world
http://www.armadeus.com

For any confidential message, please encrypt your mail with my
public key :
http://www.martoni.fr/documents/Fabien%20Marteau%20fabien.marteau-d2DlULPkwbNWk0Htik3J/***@public.gmane.org%20%280x1A1DA7D8%29%20pub.asc